

Design Rules Verification Report

Filename : D:\#PCB#\PRJ_Dongle01\DONGLE01.PcbDoc

Warnings 0
Rule Violations 9

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=5mil) (not InNetClass('USB1') and not InNetClass('USB2')),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint (All)	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=3.937mil) (Max=50mil) (Preferred=10mil) (All)	0
Routing Topology Rule(Topology=Shortest) (All)	0
Routing Layers(All)	0
Routing Via (MinHoleWidth=7.874mil) (MaxHoleWidth=39.37mil) (PreferredHoleWidth=15.748mil) (MinWidth=13.78mil)	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=4.506mil) (Max=4.506mil) (Preferred=4.506mil) and	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=10mil) (Max=10mil) (Preferred=10mil) and Width	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=4.506mil) (Max=4.506mil) (Preferred=4.506mil) and	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Hole Size Constraint (Min=1mil) (Max=100mil) (All)	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=6mil) (not InComponent('J1') and not InComponent('U2')),(All)	0
Silk To Solder Mask (Clearance=1mil) (IsPad),(All)	0
Silk to Silk (Clearance=10mil) (All),(All)	9
Net Antennae (Tolerance=0mil) (All)	0
Board Clearance Constraint (Gap=0mil) (All)	0
Matched Lengths(Delay Tolerance=100ps) (InNetClass('USB1'))	0
Matched Lengths(Delay Tolerance=100ps) (InNetClass('USB2'))	0
Total	9

Silk to Silk (Clearance=10mil) (All),(All)
Silk To Silk Clearance Constraint (5.526mil < 10mil) Between Arc (1755mil,3300mil) on Bottom Overlay And Text "GND" (1875mil,3285mil) on Bottom Overlay Silk Text to Silk Clearance [5.526mil]
Silk To Silk Clearance Constraint (8.064mil < 10mil) Between Text "+3.3V" (2365mil,2850mil) on Bottom Overlay And Text "TP3" (2367.836mil,2810.945mil) on Bottom Overlay Silk Text to Silk Clearance [8.064mil]
Silk To Silk Clearance Constraint (5.015mil < 10mil) Between Text "GND" (1875mil,3285mil) on Bottom Overlay And Text "TP7" (1869.987mil,3325.005mil) on Bottom Overlay Silk Text to Silk Clearance [5.015mil]
Silk To Silk Clearance Constraint (8.276mil < 10mil) Between Text "Q1" (2337.004mil,3257.328mil) on Top Overlay And Track (2323.228mil,3212.598mil)(2323.228mil,3338.583mil) on Top Overlay Silk Text to Silk Clearance
Silk To Silk Clearance Constraint (8.277mil < 10mil) Between Text "Q2" (2337.004mil,3031.66mil) on Top Overlay And Track (2205.118mil,2988.189mil)(2323.228mil,2988.189mil) on Top Overlay Silk Text to Silk Clearance
Silk To Silk Clearance Constraint (8.276mil < 10mil) Between Text "Q2" (2337.004mil,3031.66mil) on Top Overlay And Track (2323.228mil,2988.189mil)(2323.228mil,3114.173mil) on Top Overlay Silk Text to Silk Clearance
Silk To Silk Clearance Constraint (5.016mil < 10mil) Between Text "RESET_N" (1850mil,2809.998mil) on Bottom Overlay And Text "TP6" (1864.987mil,2850.005mil) on Bottom Overlay Silk Text to Silk Clearance [5.016mil]
Silk To Silk Clearance Constraint (7.021mil < 10mil) Between Text "TP4" (1949.655mil,3007.004mil) on Bottom Overlay And Text "VBUS_SENSE" (1945mil,2964.998mil) on Bottom Overlay Silk Text to Silk Clearance [7.02mil]
Silk To Silk Clearance Constraint (9.578mil < 10mil) Between Text "U1" (1512.672mil,3082.004mil) on Top Overlay And Track (1563.406mil,3076.866mil)(1563.406mil,3112.866mil) on Top Overlay Silk Text to Silk Clearance